

Factsheet 3: Delayering Techniques in Silicon Devices

Delayering is a process used in semiconductor analysis to sequentially remove layers from a silicon device to expose underlying structures for investigation. It is critical in failure analysis, reverse engineering, and research and development. The techniques involve precision material removal while maintaining the integrity of lower layers for examination. ForRES aims to improve delayering techniques to be suitable for modern semiconductor technology. This fact sheet aims to provide a concise overview of delayering techniques in silicon devices, covering its key features and how it can be used in forensic research.

Core Elements of Delayering Techniques

Delayering techniques involve precise methodologies tailored to the intricacies of silicon devices. These core elements ensure the process is effective, minimally invasive, and yields high-resolution insights into device architecture.

1. **Layer Removal:** Controlled processes are used to eliminate specific materials (e.g., silicon, oxides, metals) without damaging underlying layers.
2. **Precision:** Given the nanometer-scale features of modern devices, delayering techniques must ensure accuracy to preserve device integrity.
3. **Material-Specific Methods:** Techniques vary depending on the type of layer, such as conductive metals, insulating oxides, or semiconducting silicon.

Key techniques in Delayering

- **Mechanical Delayering:** Mechanical delayering involves the physical removal of material layers through abrasion or polishing. This is typically achieved by using tools like lapping machines, diamond-tipped abrasives, or abrasive grinding discs like silicon carbide and Aluminum oxide. It is one of the simplest and most cost-effective methods for delayering, making it a popular choice for initial bulk material removal.
- **Chemical Delayering:** Chemical delayering relies on the use of chemical etchants to selectively dissolve specific materials within a device. For example, acids or alkalis can be used to target and remove layers like silicon dioxide, metals, or other compounds. This technique is highly effective for selective material removal and minimizes mechanical stress on the sample. However, it requires precise control over the etching time and concentration of chemicals to avoid unintended damage to adjacent layers.
- **Plasma Etching:** Plasma etching utilizes reactive plasma to remove material layers from the device. This process is typically carried out in a vacuum chamber using Reactive Ion Etching (RIE) equipment. Plasma etching is highly controlled and precise, allowing for nanoscale layer removal without direct physical contact. It is particularly useful for removing thin films and maintaining fine structural details.
- **Broad Ion Milling:** Broad ion milling is a dry etch method similar to plasma etching, but it utilizes a parallel beam of ions. The removal is achieved through a physical sputtering process if inert gas like argon is used. The etch selectivity between different materials can be finely tuned by adjusting the angle of incidence of the ion beam on the sample surface. It is also possible to employ a reactive gas for ion assisted etching. For more details please refer to Factsheet 2.
- **Focused Ion Beam (FIB) Milling:** Focused Ion Beam (FIB) milling uses a finely focused beam of ions, commonly gallium ions, to selectively mill away material layers. This technique offers exceptional precision and is ideal for targeted delayering at microscopic scales, such as when analyzing specific regions of interest within a silicon device. FIB is often used in conjunction with imaging tools like Scanning Electron Microscopy (SEM) for real-time monitoring.
- **Laser Ablation:** Laser ablation involves the use of a high-power laser to vaporize material layer by layer. This non-contact method reduces the risk of mechanical damage to the device and is effective for quickly removing larger areas of material. It is particularly useful for devices with thick layers or when speed is a priority.

Key Objectives

- **Failure Analysis:** Identify defects or weaknesses in the device.
- **Reverse Engineering:** Understand the design and fabrication process.
- **Debugging:** Isolate issues at different layers of the silicon device.
- **Quality Control:** Ensuring consistency in manufacturing processes.

Applications for Forensic Research



Delaying techniques play a vital role in forensic research, particularly in cases involving counterfeit electronics, intellectual property theft, and hardware-based security investigations. Here's how delaying is utilized in forensic contexts:

- **Counterfeit Detection:** Delaying is used to inspect the internal architecture of suspicious devices. By analyzing the internal layers and comparing them with known authentic designs, forensic experts can detect discrepancies, such as missing or substituted layers, altered design elements, or non-conformant materials.
- **Reverse Engineering and Intellectual Property Theft:** Delaying allows forensic experts to reverse engineer a device by examining its internal structure. By removing the layers and observing the transistor-level design, it is possible to reconstruct the underlying functionality of the chip, revealing whether proprietary or confidential technology has been illegally copied.
- **Hardware Security and Malware Investigation:** Delaying can reveal hidden components such as malicious circuits or "hardware implants"

designed to intercept or modify device behavior. By carefully examining each layer of the chip, forensic investigators can detect embedded threats that evade software detection.

- **Trace Evidence for Criminal Investigations:** Delaying is used in criminal investigations to uncover tampering or identify critical data traces left behind in electronic devices. For example, investigators may use delaying to retrieve hidden data storage or authentication keys embedded in the hardware.

Highly accurate delaying techniques are crucial in the field of semiconductor analysis, offering a detailed view of the internal structures of silicon devices. In forensic research, it has broad applications, including the detection of counterfeit electronics, reverse engineering for intellectual property protection, hardware security investigations, and criminal evidence gathering. The precision and versatility of delaying techniques make them an indispensable tool for forensic experts and engineers alike in today's highly complex technological landscape.



Series of Images showing the first layers of a modern Finfet technology chip. For each layer several processing steps are required to achieve a planar surface ready for SEM imaging.



TECHNIKON



Consortium
5 Partners
5 Countries



Budget
€ 2.3 Million
90% EU-funded



Duration
24 Months
07/2023 - 06/2025



Funded by the European Union under grant agreement no. 101102622. Views and opinions expressed are however those of the author(s) only and do not necessarily reflect those of the European Union. Neither the European Union nor the granting authority can be held responsible for them.